One Hat Cyber Team

Your IP: 216.73.216.67
Server IP: 50.6.168.112
Server: Linux server-617809.webnetzimbabwe.com 5.14.0-570.25.1.el9_6.x86_64 #1 SMP PREEMPT_DYNAMIC Wed Jul 9 04:57:09 EDT 2025 x86_64
Server Software: Apache
PHP Version: 8.4.10
Buat File | Buat Folder
View File Name : x-svsrc.xml

<?xml version="1.0" encoding="utf-8"?>
<mime-type xmlns="http://www.freedesktop.org/standards/shared-mime-info" type="text/x-svsrc">
  <!--Created automatically by update-mime-database. DO NOT EDIT!-->
  <comment>SystemVerilog source code</comment>
  <comment xml:lang="zh_TW">SystemVerilog 源碼</comment>
  <comment xml:lang="zh_CN">SystemVerilog 源代码</comment>
  <comment xml:lang="uk">вихідний файл мовою SystemVerilog</comment>
  <comment xml:lang="tr">SystemVerilog kaynak kodu</comment>
  <comment xml:lang="sv">SystemVerilog-källkod</comment>
  <comment xml:lang="sr">изворни код Система Верилога</comment>
  <comment xml:lang="sl">Datoteka izvorne kode SystemVerilog</comment>
  <comment xml:lang="sk">Zdrojový kód SystemVerilog</comment>
  <comment xml:lang="ru">Исходный код SystemVerilog</comment>
  <comment xml:lang="pt_BR">Código-fonte de SystemVerilog</comment>
  <comment xml:lang="pt">código origem SystemVerilog</comment>
  <comment xml:lang="pl">Kod źródłowy SystemVerilog</comment>
  <comment xml:lang="oc">còde font SystemVerilog</comment>
  <comment xml:lang="nl">SystemVerilog broncode</comment>
  <comment xml:lang="lv">SystemVerilog pirmkods</comment>
  <comment xml:lang="ko">SystemVerilog 소스 코드</comment>
  <comment xml:lang="kk">SystemVerilog бастапқы коды</comment>
  <comment xml:lang="ja">SystemVerilog ソースコード</comment>
  <comment xml:lang="it">Codice sorgente </comment>
  <comment xml:lang="id">Kode sumber SystemVerilog</comment>
  <comment xml:lang="ia">Codice-fonte SystemVerilog</comment>
  <comment xml:lang="hu">SystemVerilog-forráskód</comment>
  <comment xml:lang="hr">SystemVerilog izvorni kôd</comment>
  <comment xml:lang="he">קוד מקור של SystemVerilog</comment>
  <comment xml:lang="gl">código fonte en SystemVerilog</comment>
  <comment xml:lang="ga">cód foinseach SystemVerilog</comment>
  <comment xml:lang="fur">codiç sorzint SystemVerilog</comment>
  <comment xml:lang="fr">code source </comment>
  <comment xml:lang="fi">SystemVerilog-lähdekoodi</comment>
  <comment xml:lang="eu">SystemVerilog iturburu-kodea</comment>
  <comment xml:lang="es">código fuente en SystemVerilog</comment>
  <comment xml:lang="en_GB">SystemVerilog source code</comment>
  <comment xml:lang="el">Πηγαίος κώδικας SystemVerilog</comment>
  <comment xml:lang="de">SystemVerilog-Quelltext</comment>
  <comment xml:lang="da">SystemVerilog-kildekode</comment>
  <comment xml:lang="cs">zdrojový kód SystemVerilog</comment>
  <comment xml:lang="ca">codi font en SystemVerilog</comment>
  <comment xml:lang="bg">Изходен код — SystemVerilog</comment>
  <comment xml:lang="af">SystemVerilog-bronkode</comment>
  <sub-class-of type="text/x-verilog"/>
  <glob pattern="*.sv"/>
</mime-type>